Security Chip-CUni360S-Z_C*Core Technology Co.,Ltd.

Stock code
688262

Products　|　　Chips in Financial Field

Product Overview
Functional Characteristics
Typical Application
Technical Support

Security Chip-CUni360S-Z

Overview：

CUni360S-Z is an information security chip applicable to contact IC and magnetic strip cards It is designed based on the 32-bit security CPU CS0 with independent intellectual property rights. CUni360S-Z is distinguished by low power consumption, high performance, multifunction and high security level. It can be widely used in POS machines, dual-interface card readers, dynamic QR code terminals, and other fields. The chip’s typical operating frequency is 60MHz.

Block diagram of CUni360S-Z

Package Type

Pin	Package type and pin assignment(mm)
Pin	QFN40(5*5)	QFN76(9*9)
SPI(multiplexed)	2	3
I2C	1	1
SSI	2	1
SCI	2	2
ISO7816	0	2
USB	1	1
ADC(multiplexed)	0	3
PWM(multiplexed)	3	4
MCC	0	1
EPORT(multiplexed)	6	16
SDIO(tamper-resistant)	4	8

Functional Characteristics

On-Chip Memory Resources

• 64K bytes of SRAM
• 16K bytes of ROM
• 512K bytes of EFLASH. 512 bytes/Page, minimum 100,000 erase cycles
CPU Features

• 32-bit low-power RISC core with highly optimized 3-stage pipeline
• Supporting byte, half-word, and word memory access
• Supporting interrupt nesting
• Supporting single-cycle 32-bit x 32-bit hardware integer multiplier array, 3 to13 cycle hardware integer frequency divider array
• Memory protection unit (MPU)
• Low power consumption and high performance
• Supporting Cache
• Timing module EPT
Internal Modules

• DMA/EDMA
• 2 timers（PIT）
• Watchdog（WDT）
• Real-time clock（RTC）
• Time counter（TC）
Security Features-Asymmetric algorithms

• 1024bit RSA@60MHz
• 2048bit RSA@60MHz
• 256bit SM2 prime field @60MHz
Security Features-Symmetric algorithms

• DES/3DES supports ECB/CBC mode
• AES supports ECB/CBC/CTR mode
• SM4 supports ECB/CBC mode
Security Features-Hashing algorithms

• SM3
• SHA-0/ SHA-1/ SHA-224/ SHA-256/ SHA-384/ SHA-512
Security Features-CRC

• Supporting CRC32/ CRC16/ CRC8

• Supporting DMAC operation
Security Features-Memory protection mechanism

• Application-oriented memory partitioning with hardware support for secure isolation
• Scrambling bus
• True random number generator, compliant with FIPS 140-2 standards and national commercial cryptographystandards
Security Features-Safety detection and protection Unit

• Voltage detection unit
• Light detection unit
• Power supply burr detection unit
• Metal shielding protection
• Temperature detection unit
• Frequency detection unit
• Clock and reset pulse filtering
• Optimizing wire routing for security
Security Features-PCI certification satisfaction

• Supporting 128 Byte NVSRAM
• Supporting 4 pairs of decapsulation signals, configured with dynamic/static detection mode
• Supporting voltage detection
• Supporting temperature detection
• Supporting self-destruct and clear NVSRAM
Other Features

• Unique serial number for each product
• Main power input voltage: 2.5V~5.5V, PCI field input voltage: 1.9V~3.62V
• ypical power consumption: 20mA @ 60MHz
• Low-power sleep mode: less than 50uA
• ESD (HBM): 2500V
• Supporting internal power-on reset and external reset
Product Qualification

• Level II of security chip for commercial crypto product certification
• EAL4+ of China Cybersecurity Review Technology and Certification Center
• Terminal Chip Security Assessment (compliant with PCI 5.1)